Announcement

Collapse
No announcement yet.

Creating IPC compilant reliable foorprints:

Collapse
X
 
  • Filter
  • Time
  • Show
Clear All
new posts

  • Creating IPC compilant reliable foorprints:

    Dear all Fedevel members, i want to share a way i learn yesterday to create IPC-7351B footprints, this not applies to processor BGA´s, connectors and extrange footprints, for this cases follow manufacturer instructions.

    I will create an example footprint for S25FL128S FPGA (SOIC16) eeprom.

    1) Download this progrtam from IPC: http://www.ipc.org/ContentPage.aspx?...ern-Calculator

    2) Download the datasheet: http://www.cypress.com/documentation...mory-datasheet

    3) Download this step Model: http://www.3dcontentcentral.com/secu...=171&id=190720

    4) Open the program you recently downloaded and click on surface mount (upper toolbar)



    5) Select SOIC and then, click OK Click image for larger version

Name:	SOIC.png
Views:	70
Size:	47.3 KB
ID:	3629




    6) Open the datasheet and go to page 39 of 144 (SOIC-16) to see the manufacturer dimensions



    7) Now select min/max and fill only the 2 most right data WITH THE DATASHEET DATA, (plus the pitch and pin count) Click image for larger version

Name:	clickOk.png
Views:	76
Size:	114.5 KB
ID:	3630




    8) Click OK, then double click on pin 16 and click on pad stack, now we have all required data for creating the component. Click image for larger version

Name:	full.png
Views:	54
Size:	215.6 KB
ID:	3631





    9) Open Altium to start a New blank component (footprint) and set the global snap grid to 1.27mm,



    - Place a pad over the origin and change it to Layer 1, rectangular and insert the x size and y size from the upper IPC data ( 0.6 X, 1.9 Y )




    10) Now ( with the global snap grid to 1.27mm) copy 7 pads to the right.

    - After that, copy all the 8 pads and paste it a little bit more above the copied pads

    - Now go to edit, set reference, center








    11) Open the PCBLIB INSPECTOR and with the 8 upper pads selected insert the IPC 2016 Y offset data ,

    - Do the same for the bottom pads
    Click image for larger version

Name:	Go.png
Views:	63
Size:	188.9 KB
ID:	3633





    12) Now you have the footprint, so lets draw a 0.2 mm silkscreen line, place the 3d step model over the origin.

    - Rotate the model 180º Z axis, and set standoff height to 1.42mm





    13) JOB DONE
    Attached Files
    Last edited by nachodizz990; 08-12-2016, 03:43 PM.

  • #2
    The FINAL RESULT Click image for larger version

Name:	SILK.png
Views:	71
Size:	142.8 KB
ID:	3635
    Click image for larger version

Name:	3D.png
Views:	57
Size:	182.1 KB
ID:	3636


    Click image for larger version

Name:	DSC_0197.JPG
Views:	62
Size:	1.67 MB
ID:	3637









    Now try the KSZ9031 Ethernet phy and compare the results with the recommended land pattern





    Click image for larger version

Name:	phy.png
Views:	60
Size:	144.3 KB
ID:	3639
    Click image for larger version

Name:	phy_2.png
Views:	60
Size:	67.7 KB
ID:	3638



    Last edited by nachodizz990; 08-12-2016, 06:04 PM.

    Comment


    • #3
      Nice examples!

      Comment


      • #4
        Thank you robertferanec , but THIS PROGRAM FAILS for example with some footprints such as the FT232RQ (QFN), for this cases i think that it´s better to follow manufacturer´s recommended land pattern

        Comment

        Working...
        X