Announcement

Collapse
No announcement yet.

USB C DP/DN lines length matching problem

Collapse
X
 
  • Filter
  • Time
  • Show
Clear All
new posts

  • USB C DP/DN lines length matching problem

    Hello there,
    I am working on a project where I need to incorporate USB C technology. I am having problem with properly routing the USB C connector. The problem is that when using USB C, one can insert the plug to the socket in 2 ways. depending on which side it is inserted (A or B), the A pins or B pins are connected. If you want to be ready for both sides insertion, both A and B part has to be connected. It is problematic, since the pins are "crossed". Please take a look at the attached screen. I am trying to route the 12401548E4#2A connectors DP and DN lines there (US0_P and SDB0_N differential lines). B7 pad is crossed with A7 (same for A6 and B6)... To route this, one has to place at least one of the traces on the bottom layer. Even if the length is matched, it is only matched for 1 plugging scenario and the other part of the trace is left as a STUB...

    I am quite confused on routing this properly. I would appreciate all help from someone routing USB C connectors before.

  • #2
    The best I could come up with, but it has stubs :/

    Comment


    • Lakshmi
      Lakshmi commented
      Editing a comment
      What's Current Consumption ?
      What's trace width? looks like 10 mils
      -Lakshminarayana K N

    • bremenpl
      bremenpl commented
      Editing a comment
      The trace is 13 mils. I dont predict higher currents drawn by this IC than around 20 mA. I have posted the schematics for that IC bellow.

    • Lakshmi
      Lakshmi commented
      Editing a comment
      Okay MCP2221A good option.
      Yea Trace width is sufficient. Good Luck.

  • #3
    go for option 2 but for your bottom layer routing go for differential (so close togethor) and go down and past your via's and make a " u turn" back
    dont forget to match the inner corner since it will be shorter than the outside of the differential pair

    Comment


    • #4
      Hi Paul, thank you for answer. Did you mean something like this?

      Comment


      • #5
        yup thats it.. one small suggestion
        if you look at the way you go to your via's on the toplayer (evenly spaced from the middle).. if you take that entry and copy it onto the bottom so you exit is the same as the entry it even better!

        and try and start evenly from your start via's

        Comment


        • #6
          Like this, if I got it right?
          Since the length did not change, is it only a visual improvement, or does the additional symmetry near the via improve some electrical parameters?

          Comment


          • #7
            Nope, did a manual sketch as an example!
            sorry am working on my phone here.

            Comment


            • #8
              I think I got it right this time. Thank you very much for help.

              Comment


              • #9
                yes!! well done sir!

                Comment


                • #10
                  Is this better for the routing near IC?

                  Comment


                  • #11
                    Or this?

                    Comment


                    • #12
                      The USB IC

                      Comment


                      • #13
                        Yeah, USB C layout looks interesting.

                        Have a look also here: https://e2e.ti.com/support/interface...out-Made-easy#

                        I know, that your connector is different, but it is interesting to see, how they placed two VIAs on the USB 2.0 signals and how they swapped and connected them.

                        They also refer to TPS65982 "USB Type-C and USB PD Controller, Power Switch, and High-Speed Multiplexer" - maybe that could be useful: http://www.ti.com/lit/ds/symlink/tps65982.pdf

                        Comment


                        • #14
                          Hi Robert, thank you for answer.
                          The example you have shown is indeed interesting, but I cannot math it 1:1 not only because as you mentioned it's a different connector, but also I only have 4 layers PCB (I dont route any signals in the GND and power plane). I also think that the amount of VIA's per connection in their USB 2.0 differential pair is not equal.

                          Comment


                          • #15
                            Maybe have a look also at the TPS65982 chip. I am not sure if that could help (but it will probably add also cost and take some space)

                            Comment

                            Working...
                            X