Announcement

Collapse
No announcement yet.

DDR3 and FPGA Interfacing

Collapse
X
 
  • Time
  • Show
Clear All
new posts

  • DDR3 and FPGA Interfacing

    Hi everyone,
    I am going to design an FPGA board. On my board I want to have two discrete DDR3 RAMs. The reason for that is I want to get a stream of data from one and use the other for softcore processor. Do u think that is possible? What is the drawbacks of such situation?
Working...
X
😀
🥰
🤢
😎
😡
👍
👎