Announcement

Collapse
No announcement yet.

Lesson 7 (Advance Hardware Design) - CPU fanout and memory routing

Collapse
X
 
  • Filter
  • Time
  • Show
Clear All
new posts

  • Lesson 7 (Advance Hardware Design) - CPU fanout and memory routing

    Was practicing the memory layout exercises and had a question: For DDR_DATA_BANK2, I do not see the corresponding nets for the data signals on the memory modules. I see the DRAM_xx nets on the CPU but do not see DRAM_16 to DRAM_23 on any of the memory modules. I checked both top and bottom layers. This is probably something simple but am I missing something? I would expect to see these data signals on both the CPU and memory modules, as they were on DDR_DATA_BANK0 and DDR_DATA_BANK1. I currently using using Altium 20.0.9, using the Lesson 7 files (VOIPAC iMX53 DDR Layout - EASY). See attachment.
    Attached Files
    Last edited by schad.rio; 03-29-2020, 10:32 PM.

  • #2
    It was intentionally removed as VOIPAC didn't want us to share too much from the design.

    Comment


    • #3
      Got it. Thanks. Is it possible to put in the lesson a note to ignore these banks or remove these banks from the PCB files? I spent considerable time trying to figure out what I was doing wrong.

      Comment


      • #4
        Thank you for feedback. I apologize. I will be more careful in next course about this.

        Comment

        Working...
        X