Tweet
Hello Engineers,
I am doing PCB layout with 2x DDR4 with Fly-By topology and 2x DDR4 with Clamshell topology.
Flyby Topology:
I have placed Both DDR in top side in series and I have routed the Address signal from FPGA to DDR1 (Length matching done). DDR1 to DDR2 (Length matching done). DDR2 to Termination (Do I want to length match this also?)
Clamshell Topology:
I have placed one DDR on top side and another DDR on Bottom side directly each other. I have routed address signals from FPGA to Both DDR's by T-branch (Length match done). Routing from that T-branch via to Termination resistor is also done (Do I want to length match this also?)
I am doing PCB layout with 2x DDR4 with Fly-By topology and 2x DDR4 with Clamshell topology.
Flyby Topology:
I have placed Both DDR in top side in series and I have routed the Address signal from FPGA to DDR1 (Length matching done). DDR1 to DDR2 (Length matching done). DDR2 to Termination (Do I want to length match this also?)
Clamshell Topology:
I have placed one DDR on top side and another DDR on Bottom side directly each other. I have routed address signals from FPGA to Both DDR's by T-branch (Length match done). Routing from that T-branch via to Termination resistor is also done (Do I want to length match this also?)
Comment