Announcement

Collapse
No announcement yet.

Splitting Address / Control Signals to different layers

Collapse
X
 
  • Filter
  • Time
  • Show
Clear All
new posts

  • robertferanec
    commented on 's reply
    Should now work. Thank you for letting me know.

  • Geato
    replied
    Robert,

    I am not seeing any pictures.

    -Greg

    Leave a comment:


  • robertferanec
    replied
    Hello Geato. Maybe try to fanout CPU first. After you have all the pins out of the CPU, then connect them to the memory chips.

    Here are some screenshots from our new open source project using iMX6, 8 layer PCB and through hole VIAs only. Our layout has not been finished yet, but I hope it helps you (we use fly-by, so it looks a little bit different than T-branch, but fanout under CPU would be the same).

    Click image for larger version

Name:	DDR3 through hole L1.png
Views:	336
Size:	460.7 KB
ID:	593
    Click image for larger version

Name:	DDR3 through hole L3.png
Views:	427
Size:	607.0 KB
ID:	594
    Click image for larger version

Name:	DDR3 through hole L6.png
Views:	215
Size:	563.1 KB
ID:	595
    Click image for larger version

Name:	DDR3 through hole L8.png
Views:	272
Size:	476.9 KB
ID:	596

    Leave a comment:


  • Splitting Address / Control Signals to different layers

    I am trying to apply my skills I learned in your course. I am having an issue because I am not using micro-vias due to cost reasons. I am having difficulty with the breakout of the address / control lines. I am using a i.MX6SoloX 400 BGA. The signal that always gets me is the DRAM_ODTO. It forces me to route the lines back into the BGA which extends the length and that makes it impossible to length match the short runs. You can see the 9 lines I have had to unrout in the picture. I recall you said to keep all the signals within a group on the same layers but have you ever had problems breaking the group into 2 different layers? I am only using 2 DDR3's on an 8 layer stack.
Working...
X