28 results in 0.0066 seconds.
-
Power rail noise couple
Due to size constraint I have to layout 24V power rail over inner 3.3V power rail, they're all inner layer wide trace, i make polygon. I'm afraid of noise/ripple... -
Practical matching inner and outer highspeed signal
I must to route signal inner and outer layer require matching delay. They run at different speed, how we compensate for optimize matching? -
Stackup and cross talk
I plan the stack up for 10 layers, there's sandwich layer:
Gnd-2
Inner3
Inner4
Vdd-5
In which inner3 and 4 are high... -
Feeling get stuck in career
I'm good at analog design and pcb. Some of firmware, currently I feel got stuck with my career. My existing job is sch-pcb designer. What I should do/learn... -
recommend pcb manufacturer
I'd like to make 8 layer high speed pcb, with fine pitch 0.4mm BGA device (Optional: PCBA), Do you know which PCB manufacturer we can do?... -
My product is in plastic box. But it's in opposite way when we place: bead will stop high freq into our gnd system, but capacitor will stop the low freq... -
How about shield rj45 connector
Could you help shielded gnd for rj45 connector should connect by a capacitor or inductor to system gnd? -
Choose PCB surface finish
There's some types of pcb surface finish, but I dont understand well. For embedded hardware, which pcb surface finish is best choice? ENIG? -
I'm not Robert but i can give some ideas: find the answer for these question.
- does your IC have expose pad? If NO there's no problem....Leave a comment:
-
Layout low noise LDO
I have low noise LDO supplied by a buck converter, these on top layer and layer 2 is GND plane only. I CONSIDER 2 way of Gnd design:
1. Seprate... -
"Chassis" what is the meaning?
In some PCB we have chassis, what is the purpose of "chassis" in PCB. in which case we connect to GND, or let NC, or connect to VCC or other... -
Design ultra low noise from 12V to 1.2V 1.8V 2.5V
I need design ultra low noise from 12V power supply to lower voltage for IO and processor. Which part is most suit for this circuit! -
Choose via size for Via In Pad
Is there technical requirement for size of via in case Via in Pad. I know some reason to decide the via size is: drill should > 1/10 pcb thickness;... -
Hi Sir, I agree with you. Decoupling capacitor should close pin of IC.Leave a comment:
-
When send to pcb assemble also have data of "direction" and automatically done by SMT machine. Mark pin 1 is still necessary?...Leave a comment:
Leave a comment: