Announcement

Collapse
No announcement yet.

DDR3 RAM- FPGA connection

Collapse
X
 
  • Filter
  • Time
  • Show
Clear All
new posts

  • MustafaE
    commented on 's reply
    Thank you. You are right about the priorities of pin assignment. I did the pin assignment according to what you showed " using mig generator".

  • Roky
    replied
    Originally posted by MustafaE View Post
    Hi,
    I designed a board with Artix7 and DDR3 RAM. For connections please see attached. Vivado gave an error and the error screenshot is also uploaded. Do u have any solution for this?
    Hi
    I m starting now to study DDR memory interface using FPGA.

    But I hope i can help you...

    It seems your problem is related to PINs assotiation for data/address group signals whitin the bank.

    You should select the correct bank for your device, ONLY using MIG to select and validate the pins assignment
    for data and address/control signals.

    Maybe you selected wrong bank (each bank has a different PHY to I/O signals)
    or you should separate data group in a bank and address/control group in another bank.

    Check it using MIG.
    Click image for larger version

Name:	2019-11-18 23_31_56-ug586_7Series_MIS.pdf _ - Foxit Reader.png
Views:	546
Size:	194.7 KB
ID:	12506
    It could be useful to have a look at a reference schematic, as Robert always says in his lessons , for banks/groups selection in DDR interfacing:
    http://https://www.xilinx.com/suppor...rd-v7-fpga.pdf
    (on page 14)

    and maybe it could be usefull also to check another example of DDR pins assignment, here:
    https://www.xilinx.com/support/documentation/ip_documentation/mig_7series/v4_2/ug586_7Series_MIS.pdf
    check " design guidelines"
    on page 192 and "DDR3 pinouts Example" on page 213.

    I hope it can help you somehow
    Regards

    Rocco

    Leave a comment:


  • robertferanec
    replied
    I have not tried DDR3 in FPGA, but I noticed CS in the group - is that correct?

    Leave a comment:


  • MustafaE
    started a topic DDR3 RAM- FPGA connection

    DDR3 RAM- FPGA connection

    Hi,
    I designed a board with Artix7 and DDR3 RAM. For connections please see attached. Vivado gave an error and the error screenshot is also uploaded. Do u have any solution for this?
Working...
X